Changes
Page history
Updated AMD Rome S2 M4 C64 (markdown)
authored
Jan 18, 2021
by
moebiusband73
Show whitespace changes
Inline
Side-by-side
AMD-Rome-S2-M4-C64.md
View page @
52c25bb3
...
@@ -4,6 +4,7 @@
...
@@ -4,6 +4,7 @@
*
**Base frequency:**
2.0 GHz
*
**Base frequency:**
2.0 GHz
*
**Number of sockets:**
2
*
**Number of sockets:**
2
*
**Number of memory domains per socket:**
4
*
**Number of memory domains per socket:**
4
*
**Memory domain specs:**
2-channel DDR4-3200
*
**Number of cores per socket:**
64
*
**Number of cores per socket:**
64
*
**Number of HWThreads per core:**
2
*
**Number of HWThreads per core:**
2
*
**[MachineState](https://github.com/RRZE-HPC/MachineState) output:**
NA
*
**[MachineState](https://github.com/RRZE-HPC/MachineState) output:**
NA
...
...
...
...
